A Low Pass Filter With sub-Hz Cutoff Frequencies for a Portable On-Chip Lock-in Microinstrument by Pérez Bailón, Jorge et al.
A Low Pass Filter With sub-Hz Cutoff Frequencies for a Portable 
On-Chip Lock-in Microinstrument 
Jorge Pérez-Bailón, Belén Calvo, Nicolás Medrano 
Grupo de Diseño Electrónico (GDE) 
Instituto de Investigación en Ingeniería de Aragón (I3A) 
Universidad de Zaragoza, Mariano Esquillor s/n, 50018, Zaragoza, Spain. 
Tel. +34-876553257, e-mail: jorgepb@unizar.es 
 
Abstract 
This paper presents a first-order single-ended fully-
integrated Low Pass Filter (LPF) tunable from 
114 mHz to 2.5 kHz, designed to conform the 
output stage of a portable lock-in amplifier requiring 
fc = 0.5 Hz, 5 Hz cutoff frequencies. It achieves the 
two target fc over a -40 to 120 °C range with a 
power consumption of 2.7 µW at 1.8 V supply, 
compact size and dynamic range above 80 dB. 
Motivation 
LPFs with very low cutoff frequencies (fc) are key 
blocks in front-end sensor interfaces, where they 
serve as pre-conditioning stages to reduce noise and 
increase resolution over the frequencies of interest, 
such as in biomedical systems [1], or as DC 
extractors, placed in the last stage of the readout 
chain and requiring sub-Hz fc, such as in lock-in 
amplifiers (LIA). The latter is the motivation of this 
study: the design of a LPF constituting the final 
stage of a CMOS dual-phase LIA (Fig. 1) to be used 
in a portable on-chip instrument. Most integrated 
LIAs use off chip resistors and capacitors, keeping 
the LPF external, because the integration of low fc 
filters with low noise and wide linear input range is 
not trivial, being a real challenge if compact size 
and low power must be also satisfied. 
Proposed LPF 
A Gm-C approach (Fig. 2) is adopted to attain a high 
impedance input node, which makes straightforward 
the coupling between stages. The core is a mirrored 
cascode OTA. The input NMOS differential pair 
remains unaltered, so that the bias point is not 
moved from its optimum value. The Gm reduction 
and tuning is done in the output stage, exploiting a 
cascode current mirror steering technique: the 
cascode gate voltage VC is replaced by 
complementary control voltages V=VCVgc [2], as 
shown in Fig. 3, so that output current is split into 
currents IA and IB, each with complimentary gain 
{Ki, (1-Ki), 0 < Ki < 1}, adjustable depending on the 
value of Vgc. Output B is the integrator output, and 
output A is kept at Vdd/2 to preserve symmetry and 
assure linear current division. 
The LPF has been designed in the 0.18 μm CMOS 
technology from UMC, with Vdd = 1.8 V and 
Vcm = 0.9 V. The capacitor has been set to 50 pF, 
considered the maximum practical on-chip value. 
The bias current IBias is set to 500 nA. The tuning 
voltage Vgc can be varied in a range from 0 to 
~200 mV, ensuring a DC gain error below 0.5 dB 
and a maximum offset of ±1% over a temperature 
range from -40 to 120ºC. Fig. 4 shows the filter 
magnitude response at room temperature by 
steeping Vgc: the fc can be linearly tuned from 
2.5 kHz to 114 mHz. For fc = 0.5, 5 Hz input linear 
range is 0.13-1.51 V, THD=1%@0.72 mVpp (Fig. 5) 
and noise 12.8 µVrms, which renders a dynamic 
range of over 80 dB. The fc variations over corners 
and temperature can be adjusted to the target values 
thanks to the proposed scheme. The main 
performances are summarized in Table 1 and 
compared with previous designs with similar 
specifications [1, 3, 4]. 
Conclusions 
A very low frequency LPF topology has been 
presented, showing very competitive performances 
in terms of achievable cut-off frequencies, dynamic 
range, power consumption and reduced area thanks 
to the use of a very simple Gm reduction-tuning 
technique based on current steering current mirrors.  
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Figure 1: Block diagram of a Dual-Phase Lock-In Amplifier. 
 
Figure 2: Single-ended basic Gm-C integrator. 
 
Figure 3: Proposed LPF based on current steering mirrored cascode OTA. 
 
 
Figure 4: Cut-off frequency tunability, for different Vgc values. 
 
Figure 5: THD vs signal amplitude (pp) for fin = fc/5. 
 
Table 1. LPF performance comparison with similar works. 
Parameter This work 2004 [1] 2007 [3] 2011 [4] 
Tech. (µm) 0.18 0.8 0.35 0.35 
Vsupply (V) 1.8 ±1.5 3.3 1 
ITotal (µA) 1.5 0.077 + 2.17 50 – 500 0.005 
Power (µW) 2.7 0.23 + 6.5 (b) <1650 0.005 
CTotal (pF)/pole 50 70 52.5 40 
Offset 1% NA NA NA 
T range (ºC) -40 – 120 NA 0 - 80 NA 
ICMR (V) 0.35 – 1.6 NA-Not Available 0.85 – 2.85 0.4 – 0.55 
fc (Hz) 0.114 – 2.5k 0.1 – 5 1.5 – 15 0.002 – 90 
Noise (µVrms) 11.3; 12.8(a) NA NA 32 @ fc=1 Hz 
THD @1% (Vpp) 0.72; 0.79(a) (fin=fc/5) NA 1 @ fc=1 Hz, fin=fc/5 0.14 @ fc=fin=1 Hz 
Order 1 1 2 1 
Area (mm2) 0.051 0.1 core  0.336  0.07 
Dyn.range (dB) > 80 NA > 60 64 
(a)fc = 0.5;5 Hz; (b) 0.23 µA core + 6.5 bias circuitry 
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